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 
Abstract—In multi-terminal dc networks or future dc 
grids, there is an important role for high step-ratio dc-dc 
conversion to interface a high voltage network to lower 
voltage infeeds or offtakes. The efficiency and 
controllability of dc-dc conversion will be expected to be 
similar to modular multi-level ac-dc converters.  This paper 
presents a modular multilevel dc-dc converter with a high 
step-ratio for medium voltage and high voltage 
applications. Its topology on high-voltage side is derived 
from the half-bridge single-phase inverter with stacks of 
sub-modules replacing each of the switch positions. A 
near-square-wave current operation is proposed which 
achieves near-constant instantaneous power for 
single-phase conversion, leading to reduced stack 
capacitor and filter volume and also increased the power 
device utilization. A controller for energy balancing and 
current tracking is designed. The soft-switching operation 
on the low-voltage side is demonstrated. The high 
step-ratio is accomplished by combination of inherent 
half-bridge ratio, sub-module stack modulation and 
transformer turns-ratio, which also offers flexibility to 
satisfy wide-range conversion requirement. The theoretical 
analysis of this converter is verified by simulation of a 
full-scale 40MW, 200 kV converter with 146 sub-modules 
and also through experimental testing of a down-scaled 
prototype at 4.5 kW, 1.5 kV with 18 sub-modules. 
 
Index Terms—Modular multilevel converter, compact 
volume, high step-ratio, dc grids.  
 
NOMENCLATURE 
Ch   Control headroom 
D    Duty-cycle of the near-square-wave  
ES   Sum of the energy stored in all capacitors 
ETs, EBs Energy stored in the top stack and bottom stack 
fo, fs   Operation frequency, switching frequency 
fr    SM sorting and selection frequency 
iBac   AC component of the bottom stack current 
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iBcp   Current through the bottom dc-link capacitor CB 
iBdc   DC component of the bottom stack current   
iDi    Current through the rectifier diodes Di (i = 1, 2, 3, 4) 
iH    Current on the high-voltage side 
iL    Current on the low-voltage side 
iN1   Current on the transformer primary side 
iN2   Current on the transformer secondary side 
iTac   AC component of the top stack current 
iTcp   Current through the top dc-link capacitor CT 
iTdc   DC component of the top stack current 
iTs, iBs  Current through the top stack and bottom stack 
nB-   On-state SM number in the bottom stack 
nSM   SM total number 
nT, nB  SM number in the top stack and bottom stack 
nT-   On-state SM number in the top stack 
P    Power rating 
R    Overall step-ratio 
rS, rT  Stack modulation ratio, transformer turns-ratio 
To, Ts  Operation cycle, switching cycle 
vBj   Capacitor voltage of the jth SM in the bottom stack 
vBl   Voltage across the bottom arm inductor LB 
vCB   Voltage across the bottom dc-link capacitor CB 
vCT   Voltage across the top dc-link capacitor CT 
vDi    Voltage across the rectifier diodes Di (i = 1, 2, 3, 4) 
vH    Voltage on the high-voltage side dc link 
vL    Voltage on the low-voltage side dc link 
vN1   Voltage on the transformer primary side 
vN2   Voltage on the transformer secondary side 
vSM   Average value of the SM capacitor voltages  
vTj   Capacitor voltage of the jth SM in the top stack 
vTl   Voltage across the top arm inductor LT 
vTs, vBs  Voltage across the top stack and bottom stack 
δdc   Voltage tolerance of dc-link capacitor 
δSM   Voltage tolerance of SM capacitor 
*     Superscript for controller reference value 
⌊𝑥⌋   Floor (the largest integer less than or equal to 𝑥)   
I. INTRODUCTION 
C TRANSMISISON is becoming the preferred option for 
large-scaled renewable energy integration [1]. The rapid 
development of High Voltage Direct Current (HVDC) 
technology in last decade is facilitating the evolution of dc 
transmission from point-to-point connections to multi-terminal 
networks and dc grids [2]. In a multi-terminal dc network, there 
is a role for the high power throughput but low voltage ratio 
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(HPLR) [3] dc-dc conversion for connecting two HVDC links 
of similar but not identical voltage [4], [5]. There is also a role 
for the low power throughput but high voltage ratio (LPHR) [3] 
dc-dc conversion for interfacing a high voltage network to lower 
voltage infeeds or offtakes, often termed as ‘dc tap’, which was 
first proposed in [6] and developed in [7]–[9] with different 
topologies and control schemes. 
Although there is no full-scale practical project for dc tap up 
to date, it has attracted much interest in recent years for both 
academic research and industrial development to satisfy the 
demand and architecture for future dc grids [10]–[16]. It could 
collect power from small-scale offshore wind farms (OWF) near 
the cable routes by tapping into the HVDC link directly [10], 
[11], and the LPHR conversion can also tap out a small fraction 
of the link power to service demand in remote communities with 
inadequate ac supplies but which are crossed by the HVDC 
corridors [12]–[14]. A growing role for conversion between 
HVDC and Medium Voltage Direct Current (MVDC) grids is 
also anticipated [15], [16]. 
At low voltage (LV), high step-ratio dc-dc converters have 
been extensively investigated [17] but the use of a single device 
and high switching frequency make the application to high 
voltage difficult. The multi-module concept has been applied to 
classic LV dc-dc topologies, notably the dual-active-bridge 
(DAB), for medium voltage (MV) applications [18] using 
parallel or series arrangements to mitigate the voltage and 
current stress on each device. The modular DAB topology is 
central to solid state transformer [19] and has attracted interest 
for MVDC networks [20]. However, the large number of 
module transformers and their onerous insulation requirement 
raise difficulties in high voltage (HV) and high step-ratio 
applications. In addition, the lack of fault tolerance capability is 
another drawback for modular DAB converter [21]. The 
full-bridge three-level DAB or single-active-bridge (SAB) 
dc-dc converters was proposed and developed as a promising 
solution for dc collection [22], [23], facilitating the integration 
of wind turbines into a MVDC link, but the three-level operation 
would also face some serious challenges on practical design if 
applied directly in the high voltage conversion.     
The difficulties and drawbacks in DAB or SAB can be 
avoided by using modular multi-level converter (MMC) [24], 
[25] in front-to-front configuration. The front-to-front MMC 
brings its advantages of modularity and controllability to 
interfacing two different HVDC links and can block 
propagation of fault current from one dc link to the other [26], 
[27]. However, it is not a low-cost option for LPHR applications 
since the power devices utilization is usually lower than other 
competing topologies [15], [18]. The concept of the auto dc 
transformer based on MMC technology was proposed in [28], 
[29]. High power-device utilization was attained leading to a 
reduced cost compared to the front-to-front design but the large 
filter required [28] and difficulty with dc fault management [29] 
would undermine this advantage. Incorporating the MMC 
principle with the classic dc-dc circuits in resonant mode has 
been reported for high-voltage and high step-ratio conversion 
[30]. However, the switches on its high-voltage side must 
withstand both high voltage and high current stress, which 
restricts the application scope.  
The MMC principle with full-bridge or half-bridge SMs has 
also been applied to the full-bridge single-phase DAB circuit for 
ac-ac [31] or dc-dc conversion [32] in MV and HV applications. 
Trapezoidal voltage or square-wave voltage modulation were 
used to decrease the converter volume and therefore the cost 
[33]. They share the advantages of the DAB converter from LV 
and MV applications and also inherit the good features of MMC 
for HV applications. The proposal in this paper is to evolve 
these topologies and modulation for LPHR conversion and 
develop a cost-effective dc tap design for multi-terminal dc 
networks or dc grids. On the high-voltage side, the circuit is 
changed to a half-bridge single-phase inverter with stack of 
half-bridge SMs replacing each of the switch positions. 
Considering the high step-ratio conversion, the low-voltage side 
use a diode/active bridge rectifier arrangement for 
unidirectional/bidirectional power flow, simplifying the 
configuration and also achieving soft-switching operation.  
The overall volume of a conversion system and its associated 
weight is one of the most important factors in the estimation and 
evaluation for its overall cost [5], [32], [33], especially in the 
offshore cases where the platform cost is extremely expensive 
[34], [35]. Given that the practical volume of the valve halls is 
mainly governed by the isolation distances and maintenance 
separation between SM stacks of different phases [36], [37], the 
total space occupied by this two-stack half-bridge single-phase 
converter would be smaller for this dc tap LPHR application 
than the symmetrical front-to-front arrangement which needs 12 
stacks (3-phase configuration) or 8 stacks (full-bridge 
configuration) to accomplish the dc-ac-dc conversion. Further, 
continuous instantaneous power flow is desirable to obviate 
large smoothing capacitance on the dc buses and reduce the SM 
capacitor volume and so near-square-wave current operation is 
proposed in this paper. It will be shown that this also benefits 
power device utilization. High step-ratio voltage conversion can 
be achieved by combination of inherent half-bridge ratio, stack 
modulation and transformer ratio, which also provides 
flexibility in design and operation to meet the wide-range 
voltage conversion. The basic concept of this topology was first 
proposed in conference proceedings [38]. This paper 
significantly develops the concept with detailed operation 
principles and control scheme in Section II and Section III 
respectively. The specific investigation on circuit performance 
is provided in Section IV, and the theoretical analysis is verified 
by full-scale example simulation in Section V and also through 
down-scaled prototype experiments in Section VI. 
II. TOPOLOGY DESCRIPTION AND OPERATING PRINCIPLES  
The schematic of the converter is illustrated in Fig. 1. The 
high-voltage side contains two stacks of half-bridge SMs, SMT 
and SMB in the top and bottom arm respectively, forming a 
single phase MMC configuration with arm inductors LT and LB. 
There are nSM SMs in total, divided equally between top and 
bottom stacks. The primary winding of the transformer (rT = 
N1/N2) is connected between the phase midpoint and a neutral 
point created by two dc-link capacitors CT and CB. For 
illustration, a simple full-bridge diode rectifier (formed of series 
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connected diodes appropriate to the voltage rating) is chosen to 
connect the transformer secondary winding to a smoothing 
capacitor CL on the low-voltage side. Controllable devices can 
be used in rectifier for bidirectional power flow. FH and FL are 
filters on the high-voltage and low-voltage sides, formed of 
parallel inductors and resistors to confine ac current components 
to circulate within the converter.  
 
Fig. 1. LPHR modular multilevel dc-dc converter. 
 
Fig. 2. Voltage and current waveforms in one operation cycle. 
 
Fig. 2 shows that there are six stages in one operation cycle. 
The equivalent circuits for the first three stages over t0-t3 are 
given in Fig. 3. The other half of the cycle, t3-t6, is symmetrical 
to t0-t3. The arrows in Fig. 1 define the voltage and current 
reference directions for the waveforms of Fig. 2 (and the rest of 
the paper), and the arrows in Fig. 3 display the actual current 
flow in each stage. nT- and nB- are used to describe the number of 
SMs in the on-state (meaning that the upper switch is on and the 
lower is off) for the top stack and bottom stack respectively. It is 
worth noting that the total number of SMs inserted between 
positive terminal and negative terminal of the high-voltage dc 
link is not constant, and the sum of vTs and vBs varies in different 
operation stages. The operating principles for each stage will be 
analysed in detail in the following subsections. 
A. Stage 1: Positive Steady-State (t0–t1) 
In this stage, a small number of the SMs in the top stack 
(nT-sma) and a large number of the SMs in the bottom stack 
(nB-lar) are in the on-state, generating steady voltage values of 
vTs(t0) and vBs(t0). Summed together they match the high-side 
dc-link voltage vH but the split is such that a positive voltage is 
applied to the transformer winding. The stack voltages are 
described in (1) and (2) under the assumptions that vCT and vCB 
are balanced and all SM capacitor voltages are equal to vSM. The 
sum of vTs and vBs equals to vH, shown in (3), and the voltages 
across the top arm inductor and bottom arm inductor are both 0. 
This stage is considered to be the positive steady-state. The 
stack currents through the arm inductors maintain at values of 
iTs(t0) and iBs(t0), expressed in (4) and (5). Diodes D1 and D4 are 
in conduction whereas D2 and D3 are reverse-biased.  
𝑣𝑇𝑠(𝑡) = 𝑣𝑇𝑠(𝑡0) =
𝑣𝐻
2
− 𝑟𝑇𝑣𝐿 = 𝑛𝑇−𝑠𝑚𝑎 ∙ 𝑣𝑆𝑀                    (1) 
𝑣𝐵𝑠(𝑡) = 𝑣𝐵𝑠(𝑡0) =
𝑣𝐻
2
+ 𝑟𝑇𝑣𝐿 = 𝑛𝐵−𝑙𝑎𝑟 ∙ 𝑣𝑆𝑀                     (2) 
𝑣𝑇𝑠(𝑡) + 𝑣𝐵𝑠(𝑡) = (𝑛𝑇−𝑠𝑚𝑎+𝑛𝐵−𝑙𝑎𝑟) ∙ 𝑣𝑆𝑀 = 𝑣𝐻                  (3) 
𝑖𝑇𝑠(𝑡) = 𝑖𝑇𝑠(𝑡0) = 𝑖𝐻 +
𝑖𝐿
2𝑟𝑇
                                       (4) 
𝑖𝐵𝑠(𝑡) = 𝑖𝐵𝑠(𝑡0) = 𝑖𝐻 −
𝑖𝐿
2𝑟𝑇
                                       (5) 
B. Stage 2: Force Current Reversal (t1–t2)   
A rapid current reversal is required for the near-square-wave 
operation and to achieve this all of the SMs in the top stack are 
turned on (nT-all) at t1 and all SMs in the bottom are turned off 
(nB-non) to impose the largest possible negative voltage across 
the arm inductor. Fig. 3 shows the commutation of the stack 
currents during this short stage. The stack voltage and current 
relationship over this period are given in (6)–(9). It needs to note 
that the controller can preset a slope limiter for the transient 
currents in (8) and (9), especially for the low current operation. 
The inserted SM number in transient stages and transient 
waveform are adjustable according to the controller capability 
and practical requirements.  
𝑣𝑇𝑠(𝑡) = 𝑛𝑇−𝑎𝑙𝑙 ∙ 𝑣𝑆𝑀 = 𝑛𝑇 ∙ 𝑣𝑆𝑀 =
𝑛𝑆𝑀
2
∙ 𝑣𝑆𝑀                       (6) 
𝑣𝐵𝑠(𝑡) = 𝑛𝐵−𝑛𝑜𝑛 ∙ 𝑣𝑆𝑀 = 0                                         (7) 
𝑖𝑇𝑠(𝑡) = 𝑖𝑇𝑠(𝑡1) +
1
𝐿𝑇
[
𝑣𝐻
2
− 𝑣𝑇𝑠(𝑡) − 𝑟𝑇𝑣𝐿] (𝑡 − 𝑡1)               (8) 
𝑖𝐵𝑠(𝑡) = 𝑖𝐵𝑠(𝑡1) +
1
𝐿𝐵
[
𝑣𝐻
2
− 𝑣𝐵𝑠(𝑡) + 𝑟𝑇𝑣𝐿] (𝑡 − 𝑡1)               (9) 
The control headroom Ch shown in (10), is the additional 
negative voltage available over and above that which will be 
needed to maintain the negative steady-state current. A larger 
value allows a faster transition of current and a waveform closer 
to square. Some relevant research on additional SMs insertion 
was also discussed in [39], [40]. The extra full-bridge SMs was 
designed to assist the turn-off operation of thyristors [39]. The 
redundant SMs in [40] was used to compensate the failed 
non-redundant SMs in other arms and improve reliability. The 
additional half-bridge SMs here are utilized to generate an 
adjustable control headroom for faster current transition, which 
has different roles and purposes in the operation with [39], [40]. 
𝐶ℎ =
𝑛𝑇−𝑎𝑙𝑙,𝐵−𝑎𝑙𝑙 − 𝑛𝑇−𝑙𝑎𝑟,𝐵−𝑙𝑎𝑟
𝑛𝑇−𝑎𝑙𝑙,𝐵−𝑎𝑙𝑙
=
𝑛𝑆𝑀 − (𝑛𝑇−𝑙𝑎𝑟 + 𝑛𝐵−𝑙𝑎𝑟)
𝑛𝑆𝑀
  (10) 
The sum of vTs and vBs in this stage can be expressed as (11). 
Compared with (3), it can be found this value would be smaller 
than vH in the normal operation unless the control headroom Ch   
L
T
L
B
vH
vL
N1
N
2
CT
CB
D1 D3
D2 D4SMB  
SMT  
CL
SMT 
SMT  
SMT  
SMT  
SMB 
SMB 
SMB 
SMB 
vTs
vBs
iBs
iTs
iH
vN2
iN2
vD1
vTl
vBl
iL
FH
FH
FL
FL
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vTs vBs
iBs iTs
vBl vTl
nT-sma
nB-lar
t0 t1 t3t2 t4 t5 t6 t7(t1)(t0)
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nT-all
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Fig. 3. Equivalent circuits and operation analysis. 
 
is very large in the design. 
𝑣𝑇𝑠(𝑡) + 𝑣𝐵𝑠(𝑡) = (𝑛𝑇−𝑙𝑎𝑟+
𝐶ℎ
1 − 𝐶ℎ
𝑛𝑇−𝑙𝑎𝑟) ∙ 𝑣𝑆𝑀               (11) 
This stage ends when iD1 and iD4 reduce to zero at t2. Note that 
vD1 and vD4 enter reverse-bias after iD1 and iD4 drop to zero and 
thus the soft-switching turn-off operation is achieved. 
C. Stage 3: Establish Negative Steady-State (t2–t3) 
Having commuted the diodes, it is now necessary to establish 
the steady negative current. Initially, the SMs are kept the same 
states until t3, at which point the stack currents reach the new 
steady values of iTs(t3) and iBs(t3) and the transient period is 
finished. As Fig. 3 illustrates, after the transformer current 
changed direction at t2, the slopes of iTs and iBs became shallower 
for t2–t3 because D2 and D3 are in conduction and the low-side 
voltage appears in the opposite sense. 
D. Stage 4: Negative Steady-State (t3–t4) 
At t3, with the new currents established, the controller turns 
off some of SMs in the top stack (the number turned on reduces 
from nT-all to nT-lar) and turns on a small number in the bottom 
stack (nB-sma). This is a symmetrical case to Stage 1, and the 
description of stack voltage and current are similar to (1)–(5) 
but with the top and bottom stack value replacing each other. 
E. Stage 5 (t4–t5) and Stage 6 (t5–t6)  
All of the SMs in the top stack are turned off (Tnnon) and all 
SMs in the bottom are turned on (Bnall) at t4 to rapidly reduce the 
negative current to zero. The diodes commutate at t5 (the end of 
Stage 5) and the current continues its transition toward the 
positive steady value. The operational principles of Stages 5 and 
6 are the same as Stages 2 and 3. The control headroom is used 
again to accelerate the current transition. When stack currents 
reach their steady-state values, iTs(t6) and iBs(t6), the converter 
returns to Stage 1 and the next cycle of operation begins. 
III. ENERGY MANAGEMENT AND CONTROL SCHEME  
The energy stored in each stack is expressed as (12) under the 
assumption that all the SM capacitances are equal to CSM, and 
the reference value for the total energy is given in (13). 
𝐸𝑇𝑠,𝐵𝑠 = ∑
1
2
𝑛𝑆𝑀
2
𝑗=1
𝐶𝑆𝑀𝑣𝑇𝑗,𝐵𝑗
2                                     (12) 
𝐸𝑆
∗ =
1
2
𝐶𝑆𝑀𝑣𝑆𝑀
∗2 ∙ 𝑛𝑆𝑀                                          (13) 
The objective of energy management is twofold: maintain the 
sum of ETs and EBs equal 𝐸𝑆
∗ , shown in (14), and keep the 
difference between them to zero, given in (15). 
𝐸𝑇𝑠 + 𝐸𝐵𝑠 = 𝐸
∗                                                 (14) 
𝐸𝑇𝑠 − 𝐸𝐵𝑠 = 0                                                   (15) 
The analysis in Section II-A and II-D of the two steady-state 
stages revealed that the stack voltages comprise a dc offset vH/2 
and an ac component ±rTvL. The stack currents also comprise a 
dc component iH and an ac current ±iL/2rT. The energy exchange 
ΔE in one operation cycle can be approximated as (16) by 
neglecting the very short transient period. 
∆𝐸𝑇𝑠,𝐵𝑠 = (
𝑣𝐻
2
∓ 𝑟𝑇𝑣𝐿) (𝑖𝐻 ±
𝑖𝐿
2𝑟𝑇
) ∙
𝑇𝑜
2
  
+ (
𝑣𝐻
2
± 𝑟𝑇𝑣𝐿) (𝑖𝐻 ∓
𝑖𝐿
2𝑟𝑇
) ∙
𝑇𝑜
2
=
(𝑣𝐻𝑖𝐻 − 𝑣𝐿𝑖𝐿) ∙ 𝑇𝑜
2
 = 0             (16) 
It can be seen that energy deviations from the ac and dc terms 
are zero over an operation cycle without extra balancing control. 
The stack energy of this converter is naturally balanced if the 
original state satisfies the conditions in (14) and (15). A 
transient energy drift or an initially unbalanced state can be 
corrected by adding an extra dc component Δidc and an ac 
component ±Δiac/2rT into the stack currents and thereby the 
stack energy exchanges are adjusted according to (17). 
∆𝐸𝑇𝑠,𝐵𝑠
, = (
𝑣𝐻
2
∓ 𝑟𝑇𝑣𝐿) [(𝑖𝐻 + ∆𝑖𝑑𝑐) ±
𝑖𝐿 ± ∆𝑖𝑎𝑐
2𝑟𝑇
] ∙
𝑇𝑜
2
 
+ (
𝑣𝐻
2
± 𝑟𝑇𝑣𝐿) [(𝑖𝐻 + ∆𝑖𝑑𝑐) ∓
𝑖𝐿 ± ∆𝑖𝑎𝑐
2𝑟𝑇
] ∙
𝑇𝑜
2
              
=
[𝑣𝐻(𝑖𝐻 + ∆𝑖𝑑𝑐) − [𝑣𝐿(𝑖𝐿 ± ∆𝑖𝑎𝑐)] ∙ 𝑇𝑜
2
                            (17) 
Then, the sum and difference of the energy exchanges for the 
two stacks are given in (18) and (19), which reveal the 
adjustments for sum and difference of the stack energies are 
decoupled in this converter: Δidc alone sets the change in the 
sum and Δiac alone sets the change in the difference.   
∆𝐸𝑇𝑠
, + ∆𝐸 𝐵𝑠
, = 𝑣𝐻∆𝑖𝑑𝑐𝑇𝑜                                        (18) 
∆𝐸𝑇𝑠
, − ∆𝐸 𝐵𝑠
, = −𝑣𝐿∆𝑖𝑎𝑐𝑇𝑜                                     (19) 
The use of proportional–integral (PI) controllers for the 
energy management of the sum and difference of stack energies 
are illustrated in Fig. 4 and Fig. 5. Fig. 4 shows three terms 
combining to the dc components of stack current references, i
* 
Tdc 
and i
* 
Bdc, namely: an adjustment for stack energy sum Δidc; the 
high-voltage side current reference i
* 
H and an adjustment for the 
dc-link capacitor voltage balance ΔiTcp,Bcp. Fig. 5 shows three 
terms combining to form the ac components of stack current 
references, i
* 
Tac and i
* 
Bac, namely: an adjustment for the stack 
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Fig. 4. Energy management of dc components. 
 
Fig. 5. Energy management of ac components. 
 
 
Fig. 6. Control scheme. 
 
energy difference Δiac/2rT; the low-voltage side current 
reference i
* 
L /2rT and a duty-cycle adjustment ΔD for transformer 
average current neutralization. The complete stack current 
references for top and bottom, i
* 
Ts  and i
* 
Bs , including all the 
balancing terms, are summarized in (20), in which the 
square-wave function sqw(t) for each operation cycle, To, is 
defined as (21). 
𝑖𝑇𝑠,𝐵𝑠
∗ = 𝑖𝑇𝑑𝑐,𝐵𝑑𝑐
∗ + 𝑖𝑇𝑎𝑐,𝐵𝑎𝑐
∗  
= 𝑖𝐻
∗ + ∆𝑖𝑑𝑐 − ∆𝑖𝑇𝑐𝑝,𝐵𝑐𝑝 ±
𝑖𝐿
∗ ± ∆𝑖𝑎𝑐
2𝑟𝑇
∙ 𝑠𝑞𝑤(𝑡)                        (20) 
𝑠𝑞𝑤(𝑡) = {
1, 00 < 𝑡 ≤
𝑇𝑜
2
+ 𝑇𝑜 ∙ ∆𝐷
−1,0 
𝑇𝑜
2
+ 𝑇𝑜 ∙ ∆𝐷 < 𝑡 ≤ 𝑇𝑜
                             (21) 
The entire control scheme is shown in Fig. 6. It comprises an 
outer loop to regulate vL which sets the principal reference for 
the inner current loop to which the balancing terms are added 
according to the energy management algorithms from Fig. 4 and 
Fig. 5. The detailed expression for stack current references is 
shown in (20). The inner loop can be used for the current source 
mode (CSM) operation, in which the converter is controlled to 
interface dc grids at different voltage levels. By adding the outer 
loop for voltage control, this converter is operated in voltage 
source mode (VSM) to collect the power from OWF or feed the 
power to some remote area loads. The modulation scheme in 
Fig. 6 is a classic Nearest Level Modulation (NLM) [24], [25] to 
balance all SM capacitor voltages close to 𝑣𝑆𝑀
∗ . The stack sorts 
the SMs in the order of SM capacitor voltage, and the first NNLM 
SMs with lowest voltages are inserted into the stack when the 
stack current direction is charging SM capacitors while the 
highest NNLM SMs are switched into the stack when the current 
direction is discharging (𝑁𝑁𝐿𝑀 = ⌊𝑣𝑇𝑠,𝐵𝑠
∗ /𝑣𝑆𝑀
∗ ⌋).  
IV. CIRCUIT PERFORMANCE ANALYSIS 
In this section, performance of this converter is analyzed and 
the operational advantages and limitations are discussed. 
A.  SM Capacitor Sizing 
SM capacitor size typically accounts for more than half the 
volume of each SM in the classic MMC [41], [42] and SM 
capacitor size is therefore an important design consideration. 
The size is dictated by the maximum stack energy deviation and 
the capacitor voltage tolerance. The energy deviation for this 
near-square-wave converter is given in (22),  
𝑑𝐸𝑇𝑠,𝐵𝑠 = ∫ 𝑣𝑇𝑠,𝐵𝑠(𝑡) ∙ 𝑖𝑇𝑠,𝐵𝑠(𝑡)𝑑𝑡
𝑡
0
 
= ∫ [
𝑣𝐻
2
∓
𝑣𝐻
2𝑟𝑆
∙ 𝑠𝑞𝑤(𝑡)] [𝑖𝐻 ± 𝑟𝑆𝑖𝐻 ∙ 𝑠𝑞𝑤(𝑡)]𝑑𝑡
𝑡
0
             (22) 
where rS = vH/2vN1, known as the stack modulation ratio, sets the 
voltage conversion achieved within the stack itself. 
The energy deviations for near-square-wave operation at 50 
Hz with various values of rS, are shown in Fig. 7(a) and are seen 
to be isosceles triangles with their peaks occurring mid cycle. 
Smaller rS value gives smaller energy deviation but at the 
penalty of needing a larger transformer ratio to achieve the same 
overall voltage step-ratio which, according to (2), requires more 
SMs in each stack. Because the ac stage is entirely internal to the 
converter, the operation frequency can be increased to 250–500 
Hz [5] for a reduction in volume and weight of the SM 
capacitors. As Fig. 7(b) shows, the energy deviations for 500 Hz 
operation is, as expected, ten times smaller for 50 Hz. The 
maximum value is about 1 kJ/MVA with stack ratio rs=5/2, and 
the deviation can be further reduced to nearly 3% of that in the 
classic MMC when operated with the same modulation ratio 
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                                  (a)                                                      (b)                                                      (c)                                                       (d) 
Fig. 7. Circuit performance analysis (a) Stack energy deviation with fo = 50 Hz. (b) Comparison of 500 Hz operation and 50 Hz operation with rS = 5/2. 
(c) Energy deviation for high-voltage link dc capacitors with fo = 500 Hz. (d) Flexible step-ratio range. 
 
[42]. This is also a smaller deviation than other modulation 
methods for MMC dc-dc converters operating in the same 
frequency range [4], [15], [32]. This 500 Hz medium frequency 
operation would also benefit other passive components’ sizing 
in the converter, such as the internal transformer and arm 
inductors. Their volume can be decreased to less than 1/3 of that 
for 50 Hz standard frequency operation [43], [44].  
The operation frequency could be pushed higher [45], [46] 
for some applications but switching loss and transformer 
limitations need to be considered. 
B.  DC-link Capacitor Sizing 
The energy deviations for CT and CB on the high-voltage side, 
plotted in Fig. 7(c), are similar to those of the stacks but with the 
deviations in the opposite sense. Near-square-wave operation is 
also advantageous in achieving a small energy deviation and 
small capacitor stack for CT and CB. On the low-voltage side, the 
instantaneous power flow is near-constant, and the required 
capacitance value and physical volume of CL can be small 
because it needs only absorb the ripple arising from the 
imperfect square-wave current transitions. 
C.  Power Device Utilization 
The extent to which the power devices in a modular converter 
utilize their current and voltage ratings is an important factor in 
assessing the performance of that converter. The 
near-square-wave current operation utilizes the current rating of 
SMs well compared to the sinusoidal case and uses nearly all of 
the SMs throughout a half-cycle. The voltage and current 
expressions of the top stack during the positive half-cycle of 
sinusoidal operation are shown in (23) and (24), under the 
assumption that the power factor is 1 and for the same power 
rating and same voltage ratio conversion as the analysis in (1) 
and (4). The stack current maximum value from (24) and (4) are 
compared in (25). 
𝑣𝑇𝑠_𝑠𝑖𝑛(𝑡) =
𝑣𝐻
2
− 𝑟𝑇𝑣𝐿𝑠𝑖𝑛𝜃                                    (23) 
𝑖𝑇𝑠_𝑠𝑖𝑛(𝑡) = 𝑖𝐻 +
𝑖𝐿
𝑟𝑇
𝑠𝑖𝑛𝜃                                        (24) 
𝑢 =
𝑖𝑇𝑠_𝑠𝑖𝑛_𝑚𝑎𝑥
𝑖𝑇𝑠_𝑠𝑞𝑤_𝑚𝑎𝑥
=
𝑖𝐻 +
𝑖𝐿
𝑟𝑇
𝑖𝐻 +
𝑖𝐿
2𝑟𝑇
=
1 + 2𝑟𝑆
1 + 𝑟𝑆
≥ 1.5 (𝑟𝑆 ≥ 1)         (25) 
The peak value of the ac current component in sinusoidal 
operation is twice that needed in near-square-wave operation for 
the same power conversion because the RMS values of voltage 
and current that set the power are both a factor of √2 less than 
the peak values. As (25) shows this also, sinusoidal operation 
requires power devices with a current rating at least 50% higher 
than near-square-wave case. This is partially offset by the need 
for circa 15% extra power devices to create the control 
headroom for the rapid reversal of near-square-wave current.    
D.  Flexible Step-Ratio Range 
The step-ratio of this converter is achieved by combination of 
inherent half-bridge ratio, stack modulation and transformer 
turns-ratio. This combination gives this converter flexibility in 
design and operation to meet a wide range of requirements. 
Starting from the voltage relationships in (1) and (2), the 
overall step-ratio can be derived in (26).  
𝑅 =
𝑣𝐻
𝑣𝐿
= 2𝑟𝑆𝑟𝑇 =
2(𝑛𝑇−𝑙𝑎𝑟 + 𝑛𝑇−𝑠𝑚𝑎)
𝑛𝑇−𝑙𝑎𝑟 − 𝑛𝑇−𝑠𝑚𝑎
∙
𝑁1
𝑁2
                  (26) 
The maximum and minimum values of (26) that can be 
achieved for a given number of SMs and a given control 
headroom are presented in (27) and (28). 
𝑅𝑚𝑎𝑥 = 2(2𝑛𝑇−𝑙𝑎𝑟 − 1) ∙
𝑁1
𝑁2
= 2[(1 − 𝐶ℎ)𝑛𝑆𝑀 − 1] ∙
𝑁1
𝑁2
       (27) 
𝑅𝑚𝑖𝑛 =
2(𝑛𝑇−𝑙𝑎𝑟 + 1)
𝑛𝑇−𝑙𝑎𝑟 − 1
∙
𝑁1
𝑁2
=
2[(1 − 𝐶ℎ)𝑛𝑆𝑀 + 2]
(1 − 𝐶ℎ)𝑛𝑆𝑀 − 2
∙
𝑁1
𝑁2
         (28) 
During the design process, the ratio between rS and rT can be 
adjusted to achieve various optimal objectives such as 
minimizing the physical volume, maximizing efficiency or 
reducing total cost. To illustrate the flexibility during operation 
(i.e. once the transformer turns-ratio is decided) the range of 
maximum and minimum R with a turns-ratio of 2 are plotted in 
Fig. 7(d) for various choices of control headroom. Varying the 
combinations for nT-sma and nT-lar makes available nSM(nSM–2)/4 
choices of step-ratio which for converters with tens or hundreds 
of SMs gives a large degree of operational flexibility. 
The modulation scheme can be also flexible according to 
different conversion requirements in the practical applications.  
When this converter serves as a dc tap for LPHR applications, 
the overall step-ratio is very high and the power throughput is 
expected to be less than 10% of the transmission link power [8], 
[13], [14]. For this application, the transformer power rating and 
voltage rating (less than 20 kV) will be much smaller  than that 
in the front-to-front configuration for interconnecting two 
different HVDC links (more than 400 kV) [4], [5], [27]. 
Although the near-square-wave operation may pose a challenge 
on transformers due to the partial discharge, the benefits of 
reduced conversion volume and higher power utilization have 
stimulated the innovation and rapid development in transformer 
design for recent years, including the optimization of 
core/winding material and structure [47]–[49]. A laboratory 
prototype of medium frequency and medium voltage 
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near-square-wave transformer is newly announced up to 5 MW 
demonstration [50]. Alternatively, the experience and 
technology of small dv/dt filter, which has been widely used in 
high-power medium voltage motor drives up to 20 kV operation 
[51], [52], can be also utilized here in practical considerations. 
In the meantime, as analyzed in Section II, the inserted SM 
number in transient stages and transient waveform are both 
adjustable according to the actual requirements. For the low 
step-ratio conversion, the trapezoidal voltage modulation [27] 
can be also implemented in the stacks as the preferred choice to 
fulfill the high power and high voltage conversion. 
E.  Soft-Switching Operation 
Analysis of the current-reversal stages (Stage 2 and Stage 5) 
showed that the rectifier current can be reduced to zero before 
the commutation happens so that zero-current-switching (ZCS) 
turn-off operation can be achieved for all the rectifier diodes. 
For Stage 3 and Stage 6 where the new current is established by 
turning on the alternate diodes, soft-switching operation is 
obtained inherently since rectifier diodes have the natural 
zero-voltage-switching (ZVS) capability. In the case where the 
rectifier is formed by active devices, both ZVS turn-on and ZCS 
turn-off operation can still be achieved when the power flow is 
from the high-voltage to the low-voltage side. If the power flow 
is reversed, ZCS turn-off capability is maintained by the control 
scheme but ZVS turn-on may not be possible in all situations. 
V. APPLICATION EXAMPLE AND SIMULATION ANALYSIS 
This section presents a set of simulations of a full-scale 
near-square-wave current converter in order to validate the 
theoretical analysis and explore an application example of 
making a connection between HVDC and MVDC grids. 
The converter is rated at 40 MW for conversion between a 
200 kV HVDC link and a 20 kV MVDC grid. The SMs in 
high-voltage side have a reference voltage of 2.4 kV. Control 
headroom of 17% is provided and therefore 73 SMs are used in 
each stack. The ratio of power rating to SM number is still 
comparable to the standard MMC design [4], [25], [26]. In the 
low-voltage side, diodes are series connected to support vL. The 
operation frequency is set at 500 Hz as a trade-off between the 
volume and the power losses. As an illustration, the overall 
step-ratio of 10:1 is composed of the inherent ratio of 2:1 of the 
half-bridge, a stack modulation ratio of 5:2 and a transformer 
turns-ratio of 2:1. The simulation parameters for this example 
are summarized in Table I. The simulation was conducted in the 
Matlab/Simulink using also the Artemis library. 
TABLE I  
SIMULATION PARAMETERS FOR THE APPLICATION EXAMPLE 
Parameter Value Parameter Value 
P 40 MW fo 500 Hz 
vH 200 kV (±100 kV) fr 9.7 rot/cycle 
vL 20 kV CSM 1.0 mF 
vSM 2.4 kV CT CB  45 μF 
 Ch 17% CL 60 μF 
 nT nB 73 ES 21.7 kJ/MVA 
rS 5/2 δdc δSM 10%, 5% 
rT 2/1 LT LB 1.2 mH 
Simulation results are shown in Fig. 8. The stack voltages and 
currents in Fig. 8(a) are both near-square-waves with dc offsets 
as expected from (1)–(5). The top stack voltage in positive 
steady state (Stage 1) is about 60 kV while the bottom stack 
voltage is around 140 kV. The negative steady state (Stage 4) is 
symmetrical to the positive steady state with the top stack and 
bottom stack values replacing each other. Fig. 8(b) shows one 
cycle in more detail and illustrates the use of the control 
headroom to commutate the stack currents and synchronize 
them with the stack voltages. The modulation scheme 
implemented in this full-scale simulation is a classic NLM with 
SM voltage sorting and selection algorithm, illustrated in Fig. 6. 
Since there is a large number of SMs in the stack, the voltage 
error between 𝑣𝑇𝑠,𝐵𝑠
∗  and 𝑁𝑁𝐿𝑀𝑣𝑆𝑀
∗  is negligible compared to 
the relatively large value of 𝑣𝑇𝑠,𝐵𝑠
∗ , and NLM is accurate enough 
for tracking. The ripples in Fig. 8(a) and Fig. 8(b) are caused by 
SM sorting and selection. The rectifier waveforms in Fig. 8(c) 
show that the near-square-wave current from the high-voltage 
side is rectified and appears in the low-voltage link as a 
near-continuous current with brief dips toward zero. This 
feature significantly reduces the capacitance required for CL 
compared with single-phase sinusoidal operation. It can be 
observed that the diodes that are being commutated off have 
currents that drop to zero before their voltage enters reverse-bias 
and that those turning on have currents that rise after their 
voltage reaches forward-bias. Both ZCS turn-off and ZVS 
turn-on are achieved in this example. 
The dc-link capacitor may bring about some fault current in 
the event of a dc-side fault. However, it is also worth noting that 
the fault current caused by the dc-link capacitor will not go 
through any power device of the converter, allowing for using 
slow protection means [53], [54], which is inevitable in most 
medium-voltage and high-voltage converters for multi-terminal 
dc network or dc grid applications (including the popular 
3-phase or single-phase front-to-front converters [32], [33]), so 
the presented circuit is not inferior in this sense. On the other 
hand, the dc-link capacitance in this converter can be relatively 
small thanks to the near-square-wave current modulation and 
medium frequency operation. The efficacy of the energy 
balancing is examined in Fig. 8(d) and Fig. 8(e). Fig. 8(d) shows 
that vCT and vCB are well-balanced with 45 μF CT and CB, and the 
deviation of vCL is less than 10% of the nominal with 60 μF CL. It 
would be possible to reduce further this capacitance if additional 
control headroom were provided allowing the rate-of-change of 
current during commutation to be increased. The mean, 
maximum and minimum voltage values of the SM capacitors in 
each stack are shown in Fig. 8(e). It can be seen that the set of 
SM capacitor voltages are well-controlled and all are within 5% 
of the reference value of 2.4 kV. The sum of energy stored in all 
capacitors, including SM capacitors and dc-link capacitors is 
only 21.7 kJ/MVA in the application example. 
A power losses model based on IEC 61803 and IEC 62751 
[55] was built into the Simulink simulation using 
manufacturer’s data for the chosen devices, namely, the 
MITSUBISHI CM1000HC-66R for the SM IGBTs and the 
MITSUBISHI press-pack diode FD3000AU-120DA in
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                                             (a)                                                                                   (b)                                                                                 (c) 
 
                                           (d)                                                                                  (e)                                                                                   (f) 
Fig. 8. Simulation results of high voltage application example (a) Stack voltage and current. (b) Stack voltage and current in one operation cycle. (c) 
Rectifier voltage and current. (d) DC-link capacitors voltage deviation. (e) SM voltage deviation in top and bottom stack. (f) Power Flow Reversal. 
 
series connection for the rectifier. The model reports the 
conduction and switching loss of each device during the 
simulation period. The estimation of transformer power loss is 
based on the Steinmetz equation [46]–[48]. The magnetic core 
is assumed to be constructed from AK Steel Lite Carlite M-2 
electrical steel with a lamination thickness of 0.18 mm and the 
peak operational flux density was set at 1.62T Litz wire using 
round copper was chosen for primary and secondary windings, 
and the number of strands in each bundle was optimized for 
minimal ac resistance [56]. 
The power losses result for this case study is given in Table II 
and represents an overall efficiency of 98.0%. The IGBT 
switching loss was the largest term, as might be expected, given 
the need to create a medium frequency ac component of 500 Hz 
compared to 50/60 Hz for a typical ac-dc converter. 
Recognizing the high step-ratio conversion and internal 
transformer isolation, the efficiency is reasonable for a LPHR 
application. The efficiency could be improved by decreasing the 
operation frequency, and therefore also the switching power 
loss, but at a volume penalty for the capacitors and transformer. 
As mentioned in Section II, this converter can pass power in 
the reverse direction if the low-voltage side rectifier diodes are 
replaced by IGBTs. Results for reverse power flow results are 
shown in Fig. 8(f). The dc offset and ac component of stack 
voltage are identical to those in Fig. 8(a), but the stack currents 
are phase-shifted by half a cycle with respect to the voltage. 
TABLE II 
SIMULATION RESULTS OF POWER LOSSES 
Power Losses Components Value 
Stack IGBT Conduction 256.6 kW 
Stack IGBT Switching 274.3 kW 
Rectifier Diodes Conduction 58.7 kW 
Rectifier Diodes Switching 22.5 kW 
Transformer Core 108.4 kW 
Transformer Windings 88.2 kW 
Other Passives 8.5 kW 
Total Loss 817.2 kW 
VI. ASSESSMENT OF EXPERIMENTAL RESULTS 
To verify further the theoretical analysis and support the 
simulation results, a down-scaled laboratory prototype was built 
with maximum power and high-side voltage at 9 kW and 2 kV 
respectively (see Fig. 9). The control scheme was implemented 
on an OPAL real-time controller. The OPAL controller also 
manages the gate signals to the converter and records sampled 
voltages and currents from the converter. 
 
Fig. 9.  Down-scaled laboratory prototype. 
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                                     (a)                                                                              (b)                                                                           (c) 
 
                                  (d)                                                                               (e)                                                                           (f) 
Fig. 10. Experimental results of the down-scaled prototype (a) Stack voltage and current. (b) Arm inductor voltage and current. (c) Voltage and current 
at both terminals. (d) SM voltage deviation in top and bottom stack. (e) Current source mode operation. (f) Voltage source mode operation. 
 
The parameters in experiment demonstration are listed in 
Table III. Noting that there are only 9 SMs in each stack, NLM 
is not sufficient for accurate tracking and so additional pulse 
width modulation (PWM) is applied to one extra SM which will 
be the NNLM+1 SM in the voltage order. It provides the voltage 
difference between 𝑣𝑇𝑠,𝐵𝑠
∗  and 𝑁𝑁𝐿𝑀𝑣𝑆𝑀
∗ . 
Experimental results are given in Fig. 10. Fig. 10(a) shows 
the stack voltage and current are both, as expected, 
near-square-wave with dc offset of vH/2 and iH respectively. The 
high frequency voltage ripple that can be seen is the result of 
PWM of the NNLM+1 SM. Fig. 10(b) demonstrates the use of 
control headroom to create voltage pulses across the arm 
inductors which force the the commutation of stack currents and 
reduce the transition time. These experimental results validate 
the theoretical analysis in Section II and simulation results in 
Section V. 
To demonstrate the energy balancing results, the voltages and 
currents at both terminals are shown in Fig. 10(c) and the ranges 
of SM capacitor voltages are shown in Fig. 10(d). The voltages 
across CT and CB, in Fig. 10(c), are seen to be well-balanced at 
750 V. It also verifies the voltage step-ratio in this test is 10:1 
and current ratio between two terminals is 1:10. The minimum 
and maximum SM capacitor voltages in Fig 10(d) confirm that 
the balancing is within 5% of the nominal value of 150 V. 
To illustrate current-source-operation, the low-voltage 
terminal was connected to a voltage source (set variously at 
150V, 225 V and 300 V), and the circuit is controlled by the 
current loop of Fig. 6. By adjusting the current references, the 
power absorbed by the low-voltage terminal was varied as 
shown in Fig. 10(e). To illustrate voltage-source-operation, a 
variable resistor was connected to the low-voltage side and the 
outer voltage loop of Fig. 6 was employed. Fig. 10(f) shows that 
VL was well-controlled at steady values (voltage reference set 
variously at 150 V, 225 V and 300 V) as the variable resistor 
was changed from light to heavy load. 
TABLE III 
   EXPERIMENT PARAMETERS OF THE LABORATORY PROTOTYPE 
Parameter Value Parameter Value 
P 4.5 kW nT nB 9 
vH 1500 V fo 500 Hz 
vL 150 V rS 5/2 
vSM 150 V rT 2/1 
VII. CONCLUSION 
A modular multilevel dc-dc converter has been presented in 
which a high step-ratio is achieved by a combination of inherent 
half-bridge ratio, SM stack modulation and transformer 
turn-ratio thereby giving a degree of design and operation 
flexibility. The converter has good potential for operation as a 
dc tap or as a dc transformer for future dc grids.  
The topology on the high-voltage side is half-bridge 
single-phase inverter with stacks of SMs in each of the switch 
positions to withstand the high-side voltage stress. The 
high-voltage side processes all the power by only two SM 
stacks, so the total volume required by stack isolation can be 
kept low. Compactness is further advanced by using 
near-square-wave current operation which has been shown to 
yield a low SM capacitance size, further aided by operation in 
the medium frequency range. Near-square-wave current 
operation means instantaneous power flow is near-constant 
even for single-phase such that the dc smoothing capacitors can 
be small compared to sinusoidal operation.  
A set of control loops and an energy balancer were presented. 
Rapid current reversal is aided by providing control headroom 
in the form of additional SM over those required for 
steady-state. It was shown that soft-switching of the diodes or 
vBs
(500V/div)
vTs
(500V/div)
iBs
(10A/div)
iTs
(10A/div)
500 μs/div
vTl
(1000V/div)
vBl
(1000V/div)
iBs
(10A/div)
iTs
(10A/div)
500 μs/div
VCT
(1000V/div)
VCB
(1000V/div)
iH
(5A/div)
VL
(100V/div)
iL
(20A/div)
500 μs/div
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switches in the low-voltage side is possible. The theoretical 
analysis was verified against simulations of a full-scale 
(40 MW, 200 kV) example and further verified against 
experiments on a down-scaled (4.5 kW, 1.5 kV) prototype. 
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